





$V_{AB} > 0 \Rightarrow$ decrease in resistance

$V_{AB} < 0 \Rightarrow$ increase in resistance




Doped-Undoped Region

Logic Design :



(a) Memristor Ratioed Logic (MRL)

CMOS
inverter



A	B	f
0	0	0
0	1	0
1	0	0
1	1	1


AND

$$i = \frac{V}{R_{off} + R_{on}}$$


$$f = i \cdot R_{on} = \frac{R_{on} \cdot V}{R_{on} + R_{off}}$$

$$\approx 0V$$

MRL-AND-with-Inverter



Low V \Rightarrow 0
High V \Rightarrow 1



$$R_{off} \gg R_{on}$$

$$f = \frac{R_{off}}{R_{off} + R_{on}} \cdot V$$

$$= \frac{1}{1 + \underbrace{R_{on}/R_{off}}_0} \cdot V$$

$$\approx V$$

Logic Design:



$$i = \frac{V}{R_{off} + R_{on}}$$


$$R_{on} \cdot V_i \approx C$$

(a) Memristor Ratioed Logic (MRL)

~~$$f = i \cdot R_{on} = \frac{R_{off} + R_{on}}{R_{on}} \cdot V_i$$~~

C MOS


Inverter





A	B	f
0	0	0
0	1	0
1	0	0
1	1	1

AND

0 ← Low voltage (GND)
 1 ← High voltage (V_{DD})





A	B	f
0	0	0
0	1	1
1	0	1
1	1	1



OR

$$i = \frac{V}{R_{on} + R_{off}}$$

$$f = i \cdot R_{off} = \frac{V \cdot R_{off}}{R_{on} + R_{off}} = \frac{V}{\frac{R_{on}}{R_{off}} + 1} \approx V$$